TinyOS and nesc. Ø TinyOS: OS for wireless sensor networks. Ø nesc: programming language for TinyOS.
|
|
- Aron Stanley
- 5 years ago
- Views:
Transcription
1 TinyOS and nesc Ø TinyOS: OS for wireless sensor networks. Ø nesc: programming language for TinyOS. Original slides by Chenyang Lu, adapted by Octav Chipara 1
2 Mica2 Mote Ø Processor Ø Radio Ø Sensors Ø Power Microcontroller: 7.4 MHz, 8 bit Memory: 4KB data, 128 KB program Max 38.4 Kbps Light, temperature, acceleranon, acousnc, magnenc <1 week on two AA bareries in acnve mode >1 year barery life on sleep modes! 5
3 Hardware Constraints Severe constraints on power, size, and cost à Ø slow microprocessor Ø low- bandwidth radio Ø limited memory Ø limited hardware parallelism à CPU hit by many interrupts! Ø manage sleep modes in hardware components 6
4 So5ware Challenges Ø Small memory footprint Ø Efficiency - power and processing Ø Concurrency- intensive operanons Ø Diversity in applicanons & pla]orm à efficient modularity Support evolunon of hardware and so^ware 7
5 Tradi9onal OS Ø MulN- threaded Ø PreempNve scheduling Ø Threads: ready to run; execunng on the CPU; wainng for data. gets CPU executing preempted gets data needs data ready waiting needs data 8
6 Pros and Cons of Tradi9onal OS Ø MulN- threaded + preempnve scheduling Ø I/O Preempted threads waste memory Context switch overhead Blocking I/O: waste memory on blocked threads Polling (busy- wait): waste CPU cycles and power 9
7 Example: Preemp9ve Priority Scheduling Ø Each process has a fixed priority (1 highest); Ø P 1 : priority 1; P 2 : priority 2; P 3 : priority time 10
8 Example: Preemp9ve Priority Scheduling Ø Each process has a fixed priority (1 highest); Ø P 1 : priority 1; P 2 : priority 2; P 3 : priority 3. P 2 released time 10
9 Example: Preemp9ve Priority Scheduling Ø Each process has a fixed priority (1 highest); Ø P 1 : priority 1; P 2 : priority 2; P 3 : priority 3. P 2 released P time 10
10 Example: Preemp9ve Priority Scheduling Ø Each process has a fixed priority (1 highest); Ø P 1 : priority 1; P 2 : priority 2; P 3 : priority 3. P 2 released P 1 released P time 10
11 Example: Preemp9ve Priority Scheduling Ø Each process has a fixed priority (1 highest); Ø P 1 : priority 1; P 2 : priority 2; P 3 : priority 3. P 2 released P 1 released P2 P time 10
12 Example: Preemp9ve Priority Scheduling Ø Each process has a fixed priority (1 highest); Ø P 1 : priority 1; P 2 : priority 2; P 3 : priority 3. P 3 released P 2 released P 1 released P2 P time 10
13 Example: Preemp9ve Priority Scheduling Ø Each process has a fixed priority (1 highest); Ø P 1 : priority 1; P 2 : priority 2; P 3 : priority 3. P 3 released P 2 released P 1 released P2 P1 P time 10
14 Example: Preemp9ve Priority Scheduling Ø Each process has a fixed priority (1 highest); Ø P 1 : priority 1; P 2 : priority 2; P 3 : priority 3. P 3 released P 2 released P 1 released P2 P1 P2 P time 10
15 Context Switch process 1 process 2... PC registers CPU memory CSE 467S
16 Context Switch process 1 process 2... PC registers CPU memory CSE 467S
17 Context Switch process 1 process 2... PC registers CPU memory CSE 467S
18 Exis9ng Embedded OS Ø QNX context switch = 2400 cycles on x86 Ø posek context switch > 40 µs Ø Creem - > no preempnon System architecture directions for network sensors, J. Hill, R. Szewczyk, A. Woo, S. Hollar, D. Culler, K. Pister. ASPLOS
19 TinyOS Solu9ons Ø Efficient modularity ApplicaNon = scheduler + graph of components Compiled into one executable Only needed components are complied/loaded Ø Concurrency: event- driven architecture Main (includes Scheduler) Application (User Components) Actuating Sensing Communication Communication Hardware Abstractions Modified from D. Culler et. Al., TinyOS boot camp presentation, Feb
20 Example: Surge 14
21 Typical Applica9on D. Culler et. Al., TinyOS boot camp presentation, Feb 2001 application sensing application routing Routing Layer messaging Messaging Layer packet Radio Packet byte Radio Byte (MAC) photo Temp SW bit RFM clocks ADC i2c HW 15
22 Two- level Scheduling Ø Events handle interrupts Interrupts trigger lowest level events Events can signal events, call commands, or post tasks Ø Tasks perform deferred computanons Ø Interrupts preempt tasks and interrupts Preempt POST Tasks FIFO events commands commands Hardware Interrupts Time 16
23 Mul9ple Data Flows Ø Respond quickly: sequence of event/command through the component graph. Immediate execunon of funcnon calls e.g., get bit out of radio hw before it gets lost. Ø Post tasks for deferred computanons. e.g., encoding. Ø Events preempt tasks to handle new interrupts. 17
24 Sending a Message Timing diagram of event propagation (step 0-6 takes about 95 microseconds total) 18
25 Scheduling Ø Interrupts preempt tasks Respond quickly Event/command implemented as funcnon calls Ø Task cannot preempt tasks Reduce context switch à efficiency Single stack à low memory footprint TinyOS 2 supports pluggable task scheduler (default: FIFO). Ø Scheduler puts processor to sleep when no event/command is running task queue is empty 19
26 Space Breakdown Code size for ad hoc networking application Bytes Interrupts Message Dispatch Initilization C-Runtime Scheduler: 144 Bytes code Light Sensor Clock Totals: 3430 Bytes code Scheduler 226 Bytes data Led Control Messaging Layer Packet Layer Radio Interface Routing Application Radio Byte Encoder D. Culler et. Al., TinyOS boot camp presentation, Feb
27 Power Breakdown Active Idle Sleep CPU 5 ma 2 ma 5 μa Radio 7 ma (TX) 4.5 ma (RX) 5 μa EE-Prom 3 ma 0 0 LED s 4 ma 0 0 Photo Diode 200 μa 0 0 Panasonic CR mah Temperature 200 μa 0 0 Lithium BaRery runs for 35 hours at peak load and years at minimum load! That s three orders of magnitude difference! A one byte transmission uses the same energy as approx cycles of computanon. 21
28 Time Breakdown Components Packet reception work breakdown CPU Utilization Energy (nj/bit) AM 0.05% 0.20% 0.33 Packet 1.12% 0.51% 7.58 Ratio handler 26.87% 12.16% Radio decode thread 5.48% 2.48% 37.2 RFM 66.48% 30.08% Radio Reception Idle % - Total % % Ø 50 cycle task overhead (6 byte copies) Ø 10 cycle event overhead (1.25 byte copies) 22
29 Time Breakdown Components Packet reception work breakdown CPU Utilization Energy (nj/bit) AM 0.05% 0.20% 0.33 Packet 1.12% 0.51% 7.58 Ratio handler 26.87% 12.16% Radio decode thread 5.48% 2.48% 37.2 RFM 66.48% 30.08% Radio Reception Idle % - Total % % Ø 50 cycle task overhead (6 byte copies) Ø 10 cycle event overhead (1.25 byte copies) 22
30 Time Breakdown Components Packet reception work breakdown CPU Utilization Energy (nj/bit) AM 0.05% 0.20% 0.33 Packet 1.12% 0.51% 7.58 Ratio handler 26.87% 12.16% Radio decode thread 5.48% 2.48% 37.2 RFM 66.48% 30.08% Radio Reception Idle % - Total % % Ø 50 cycle task overhead (6 byte copies) Ø 10 cycle event overhead (1.25 byte copies) 22
31 Time Breakdown Components Packet reception work breakdown CPU Utilization Energy (nj/bit) AM 0.05% 0.20% 0.33 Packet 1.12% 0.51% 7.58 Ratio handler 26.87% 12.16% Radio decode thread 5.48% 2.48% 37.2 RFM 66.48% 30.08% Radio Reception Idle % - Total % % Ø 50 cycle task overhead (6 byte copies) Ø 10 cycle event overhead (1.25 byte copies) 22
32 Time Breakdown Components Packet reception work breakdown CPU Utilization Energy (nj/bit) AM 0.05% 0.20% 0.33 Packet 1.12% 0.51% 7.58 Ratio handler 26.87% 12.16% Radio decode thread 5.48% 2.48% 37.2 RFM 66.48% 30.08% Radio Reception Idle % - Total % % Ø 50 cycle task overhead (6 byte copies) Ø 10 cycle event overhead (1.25 byte copies) 22
33 Time Breakdown Components Packet reception work breakdown CPU Utilization Energy (nj/bit) AM 0.05% 0.20% 0.33 Packet 1.12% 0.51% 7.58 Ratio handler 26.87% 12.16% Radio decode thread 5.48% 2.48% 37.2 RFM 66.48% 30.08% Radio Reception Idle % - Total % % Ø 50 cycle task overhead (6 byte copies) Ø 10 cycle event overhead (1.25 byte copies) 22
34 Time Breakdown Components Packet reception work breakdown CPU Utilization Energy (nj/bit) AM 0.05% 0.20% 0.33 Packet 1.12% 0.51% 7.58 Ratio handler 26.87% 12.16% Radio decode thread 5.48% 2.48% 37.2 RFM 66.48% 30.08% Radio Reception Idle % - Total % % Ø 50 cycle task overhead (6 byte copies) Ø 10 cycle event overhead (1.25 byte copies) 22
35 Advantages Ø Small memory footprint Only needed components are complied/loaded Single stack for tasks Ø Power efficiency Put CPU to sleep whenever the task queue is empty TinyOS 2 provides power management for peripherals and microprocessors (ICEM). Ø Efficient modularity Event/command interfaces between components Event/command implemented as funcnon calls Ø Concurrency- intensive operanons Event/command + tasks 23
36 Issues Ø Lack preempnve real- Nme scheduling Urgent task may wait for non- urgent ones Ø Lack flexibility StaNc linking only Cannot change parts of the code dynamically Ø Unfamiliar APIs POSIX thread library in TinyOS 2.x mingates the problem Ø No protecnon barrier between applicanons and kernel 24
37 More Ø MulN- threaded vs. event- driven architectures Lack empirical comparison against exisnng OSes A standard OS is more likely to be adopted by industry Jury is snll out Ø AlternaNve: NaNve Java Virtual Machine Java programming Virtual machine provides protecnon Example: Sun SPOT 25
38 nesc Ø Programming language for TinyOS and applicanons Ø Support TinyOS components Ø Whole- program analysis at compile Nme Improve robustness: detect race condinons OpNmizaNon: funcnon inlining Ø StaNc language No funcnon pointer No malloc Call graph and variable access are known at compile Nme 26
39 Interfaces interface Clock { command error_t setrate(char interval, char scale); event error_t fire(); } interface Send { command error_t send(message_t *msg, uint16_t length); event error_t senddone(message_t *msg, error_t success); } interface ADC { command error_t getdata(); event error_t dataready(uint16_t data); } Ø Interfaces are bi- direcnonal Ø They include both commands and events Ø Java interfaces are a good analogy 24
40 Modules Ø Implement funcnonality - C- like syntax Ø Provide and use sets of interfaces provider of an interface implements its commands users of an interface implements its events Ø WARNING: modules!= objects each module has a single instance module TimerP { provides { interface StdControl; interface Timer; } uses interface Clock;... } 25
41 module SurgeP { provides interface StdControl; uses interface ADC; uses interface Timer; uses interface Send; } implementation { bool busy; norace uint16_t sensorreading; async event result_t Timer.fired() { bool localbusy; atomic { localbusy = busy; busy = TRUE; } } if (!localbusy) call ADC.getData(); return SUCCESS; } async event result_t ADC.dataReady(uint16_t data) { sensorreading = data; post senddata(); return SUCCESS; }... Module 29
42 Con0igurations Ø Select & wire together modules configuration TimerC { provides { interface StdControl; interface Timer; } } implementation { components TimerP, HWClock; StdControl = TimerP.StdControl; Timer = TimerP.Timer; } TimerP.Clock -> HWClock.Clock; 27
43 Example: Surge 31
44 Concurrency Ø Race condinon: concurrent interrupts/tasks update shared variables. Ø Ø Asynchronous code (AC): reachable from at least one interrupt handler. Synchronous code (SC): reachable from tasks only. Ø Any update of a shared variable from AC is a potennal race condinon. 32
45 A Race Condi9on module SurgeP {... } implementation { bool busy; norace uint16_t sensorreading; async event result_t Timer.fired() { if (!busy) { busy = TRUE; call ADC.getData(); } return SUCCESS; } task void senddata() { // send sensorreading adcpacket.data = sensorreading; call Send.send(&adcPacket, sizeof adcpacket.data); return SUCCESS; } async event result_t ADC.dataReady(uint16_t data) { sensorreading = data; post senddata(); return SUCCESS; } 33
46 Atomic Sec9ons atomic { <Statement list> } Ø Disable interrupt when atomic code is being executed Ø But cannot disable interrupt for long! No loop No command/event FuncNon calls OK, but callee must meet restricnons too 34
47 Prevent Race module SurgeP {... } implementation { bool busy; norace uint16_t sensorreading; disable interrupt enable interrupt async event result_t Timer.fired() { bool localbusy; atomic { localbusy = busy; test-and-set busy = TRUE; } if (!localbusy) call ADC.getData(); return SUCCESS; } 35
48 nesc Compiler Ø Race- free invariant: Any update to a shared variable is from synchronous context only, or occurs within an atomic secnon. Ø Compiler returns error if the invariant is violated. Ø Fix Make access to shared variables atomic. Move access to shared variables to tasks. 36
49 Results Ø Tested on full TinyOS code, plus applicanons 186 modules (121 modules, 65 configuranons) modules/app, 35 average 17 tasks, 75 events on average (per applicanon) Lots of concurrency! Ø Found 156 races: 103 real! About 6 per 1000 lines of code Ø Fixing races: Add atomic secnons Post tasks (move code to task context) 37
50 Op9miza9on: Inlining App Code size Code Data CPU inlined noninlined reduction size reduction Surge % % Maté % % TinyDB % % Inlining improves performance and reduces code size. Why? 38
51 Overhead for Func9on Calls Ø Caller: call a funcnon Push return address to stack Push parameters to stack Jump to funcnon Ø Callee: receive a call Pop parameters from stack Ø Callee: return Pop return address from stack Push return value to stack Jump back to caller Ø Caller: return Pop return value 39
52 Principles Revisited Ø Support TinyOS components Interface, modules, configuranon Ø Whole- program analysis and opnmizanon Improve robustness: detect race condinons OpNmizaNon: funcnon inlining More: memory footprint. Ø StaNc language No malloc, no funcnon pointers 40
53 Issues Ø Acceptance of a new programming language? Ø No dynamic memory allocanon Bound memory footprint Allow offline footprint analysis But how to size buffer when data size varies dynamically? Ø RestricNon: no long- running code in Command/event handlers Atomic secnons 41
54 Reading Ø Ø Ø Ø D. Gay, P. Levis, R. von Behren, M. Welsh, E. Brewer, and D. Culler, The nesc Language: A HolisNc Approach to Networked Embedded Systems. [Required] J. Hill, R. Szewczyk, A. Woo, S. Hollar, D. Culler, and K. Pister, System Architecture DirecNons for Network Sensors. P. Levis and D. Gay, TinyOS Programming, Cambridge University Press, Purchase the book online Download the first half of the published version for free. hrp:// 42
Critiques. Ø Critique #1
Critiques Ø 1/2 page critiques of research papers Ø Due at 10am on the class day (hard deadline) Ø Email Yehan yehan.ma@wustl.edu in plain txt Ø Back-of-envelop notes - NOT whole essays Ø Guidelines: http://www.cs.wustl.edu/%7elu/cse521s/critique.html
More informationFinal Review. Chenyang Lu. CSE 467S Embedded Compu5ng Systems
Final Review Chenyang Lu CSE 467S Embedded Compu5ng Systems OS: Basic Func2ons Ø OS controls resources: q who gets the CPU; q when I/O takes place; q how much memory is allocated; q power management. Ø
More informationOperating Systems. Chenyang Lu
Operating Systems Chenyang Lu Example: Linux Ø A Brief History: https://youtu.be/aurdhyl7bta Chenyang Lu 2 Android Source: h*p:// en.wikipedia.org/wiki/ File:Android-System- Architecture.svg Chenyang Lu
More informationCS 5523: Operating Systems
Lecture1: OS Overview CS 5523: Operating Systems Instructor: Dr Tongping Liu Midterm Exam: Oct 2, 2017, Monday 7:20pm 8:45pm Operating System: what is it?! Evolution of Computer Systems and OS Concepts
More informationCyber-Physical Systems Scheduling
Cyber-Physical Systems Scheduling ICEN 553/453 Fall 2018 Prof. Dola Saha 1 Quick Recap 1. What characterizes the memory architecture of a system? 2. What are the issues with heaps in embedded/real-time
More informationLast Time. Bit banged SPI I2C LIN Ethernet. u Embedded networks. Ø Characteristics Ø Requirements Ø Simple embedded LANs
Last Time u Embedded networks Ø Characteristics Ø Requirements Ø Simple embedded LANs Bit banged SPI I2C LIN Ethernet Today u CAN Bus Ø Intro Ø Low-level stuff Ø Frame types Ø Arbitration Ø Filtering Ø
More informationServilla: Service Provisioning in Wireless Sensor Networks. Chenyang Lu
Servilla: Provisioning in Wireless Sensor Networks Chenyang Lu Sensor Network Challenges Ø Device heterogeneity Ø Network dynamics q due to mobility and interference Ø Limited resources and energy Signal
More informationProcesses. Criteria for Comparing Scheduling Algorithms
1 Processes Scheduling Processes Scheduling Processes Don Porter Portions courtesy Emmett Witchel Each process has state, that includes its text and data, procedure call stack, etc. This state resides
More informationCSE 520S Real-Time Systems
CSE 520S Real-Time Systems Prof. Chenyang Lu TAs: Haoran Li, Yehan Ma Real-Time Systems Ø Systems operating under timing constraints q Automobiles. q Airplanes. q Mars rovers. q Game console. q Factory
More informationAdaptive QoS Control for Real-Time Systems
Adaptive QoS Control for Real-Time Systems Chenyang Lu CSE 520S Challenges Ø Classical real-time scheduling theory relies on accurate knowledge about workload and platform. New challenges under uncertainties
More informationReal-Time CORBA. Chenyang Lu CSE 520S
Real-Time CORBA Chenyang Lu CSE 520S CORBA Common Object Request Broker Architecture Ø CORBA specifications q OMG is the standards body q Over 800 companies q CORBA defines interfaces, not implementations
More informationPhilips Lifeline. Ø Chenyang Lu 1
Philips Lifeline Ø http://www.lifelinesys.com/content/lifeline-products/auto-alert Chenyang Lu 1 Smartphone for Medicine Ø http://video.msnbc.msn.com/rock-center/50582822 2 Proposal Presenta5on Ø 2/12,
More informationInternet of Things Wireless Sensor Networks. Chenyang Lu
Internet of Things Wireless Sensor Networks Chenyang Lu Internet of Things Ø Convergence of q Miniaturized hardware: processor+sensors+wireless q Low-power wireless: connect millions of devices to the
More informationCS 2461: Computer Architecture I
The von Neumann Model : Computer Architecture I Instructor: Prof. Bhagi Narahari Dept. of Computer Science Course URL: www.seas.gwu.edu/~bhagiweb/cs2461/ Memory MAR MDR Processing Unit Input ALU TEMP Output
More informationConcurrent Programing: Why you should care, deeply. Don Porter Portions courtesy Emmett Witchel
Concurrent Programing: Why you should care, deeply Don Porter Portions courtesy Emmett Witchel 1 Uniprocessor Performance Not Scaling Performance (vs. VAX-11/780) 10000 1000 100 10 1 20% /year 52% /year
More informationReal- Time Wireless Control Networks for Cyber- Physical Systems
Real- Time Wireless Control Networks for Cyber- Physical Systems Chenyang Lu Cyber- Physical Systems Laboratory Department of Computer Science and Engineering Wireless Control Networks Ø Real-time Ø Reliability
More informationCS 5523 Operating Systems: Intro to Distributed Systems
CS 5523 Operating Systems: Intro to Distributed Systems Instructor: Dr. Tongping Liu Thank Dr. Dakai Zhu, Dr. Palden Lama for providing their slides. Outline Different Distributed Systems Ø Distributed
More informationReal-Time Scheduling Single Processor. Chenyang Lu
Real-Time Scheduling Single Processor Chenyang Lu Critiques Ø 1/2 page critiques of research papers. q Back-of-envelop comments - NOT whole essays. q Guidelines: http://www.cs.wustl.edu/%7elu/cse521s/critique.html
More informationNew features in Oracle 11g for PL/SQL code tuning.
New features in Oracle 11g for PL/SQL code tuning. 1-1 - Speakers Nikunj Gadoya Nikunj is working in Blink Consul4ng as Technical Consultant for more than 2 years now. He did his engineering in computer
More informationØ Project Description. Ø Design Criteria. Ø Design Overview. Ø Design Components. Ø Schedule. Ø Testing Criteria. Background Design Implementation
Ø Project Description Ø Design Criteria Ø Design Overview Ø Design Components Background Design Implementation Ø Schedule Ø Testing Criteria Ø Asante Solutions, Inc. and RCPD Ø Blind user focused insulin
More informationCS 5523 Operating Systems: Synchronization in Distributed Systems
CS 5523 Operating Systems: Synchronization in Distributed Systems Instructor: Dr. Tongping Liu Thank Dr. Dakai Zhu and Dr. Palden Lama for providing their slides. Outline Physical clock/time in distributed
More informationImplementing Domain Specific Languages using Dependent Types and Partial Evaluation
Implementing Domain Specific Languages using Dependent Types and Partial Evaluation Edwin Brady eb@cs.st-andrews.ac.uk University of St Andrews EE-PigWeek, January 7th 2010 EE-PigWeek, January 7th 2010
More informationFile Systems: Fundamentals
File Systems: Fundamentals 1 Files What is a file? Ø A named collection of related information recorded on secondary storage (e.g., disks) File attributes Ø Name, type, location, size, protection, creator,
More informationReal-Time Wireless Control Networks for Cyber-Physical Systems
Real-Time Wireless Control Networks for Cyber-Physical Systems Chenyang Lu Cyber-Physical Systems Laboratory Department of Computer Science and Engineering Wireless Control Networks Ø Real-time Sensor
More informationDownloaded from: justpaste.it/vlxf
Downloaded from: justpaste.it/vlxf Jun 24, 2016 20:19:27.468 [2944] INFO - Plex Media Server v1.0.0.2261-a17e99e - Microsoft PC - build: windows-i386 english Jun 24, 2016 20:19:27.469 [2944] INFO - Windows
More informationCase 2:18-cv JRG Document 1 Filed 08/01/18 Page 1 of 26 PageID #: 1
Case 2:18-cv-00331-JRG Document 1 Filed 08/01/18 Page 1 of 26 PageID #: 1 IN THE UNITED STATES DISTRICT COURT FOR THE EASTERN DISTRICT OF TEXAS MARSHALL DIVISION KARAMELION LLC, Plaintiff, v. AT&T DIGITAL
More informationLPGPU. Low- Power Parallel Compu1ng on GPUs. Ben Juurlink. Technische Universität Berlin. EPoPPEA workshop
LPGPU Low- Power Parallel Compu1ng on GPUs Ben Juurlink Technische Universität Berlin Cri1cal Ques1ons We Seek to Ask Power consump9on has become the cri9cal limi9ng factor in performance of processors
More informationInstallation Instructions HM2085-PLM Strain Gage Input Module
Helm Instrument Company, Inc. 361 West Dussel Drive Maumee, Ohio 43537 USA Phone: 419-893-4356 Fax: 419-893-1371 www.helminstrument.com Installation Instructions HM2085-PLM Strain Gage Input Module October,
More informationVoting through Power Line Communication with Biometric Verification
Voting through Power Line Communication with Biometric Verification J.Chenguttuvan 1, M.Kumaran 2, R.Srinivas 3 1 Assistant Professor, 3 Student, Department of EEE, Sree Sastha College of Engineering 2
More informationLast Time. Embedded systems introduction
Last Time Embedded systems introduction Ø Definition of embedded system Ø Common characteristics Ø Kinds of embedded systems Ø Crosscutting issues Ø Software architectures Ø Choosing a processor Ø Choosing
More informationUnited States District Court, D. Delaware. LUCENT TECHNOLOGIES, INC. Plaintiff. v. NEWBRIDGE NETWORKS CORP. and Newbridge Networks, Inc. Defendants.
United States District Court, D. Delaware. LUCENT TECHNOLOGIES, INC. Plaintiff. v. NEWBRIDGE NETWORKS CORP. and Newbridge Networks, Inc. Defendants. No. 97-347-JJF Sept. 21, 2001. Action was brought alleging
More informationCyber-Physical Systems Feedback Control
Cyber-Physical Systems Feedback Control ICEN 553/453 Fall 2018 Prof. Dola Saha 1 Control System in Action Honeywell Thermostat, 1953 Chrysler cruise control, 1958 Feedback Systems: An Introduction for
More informationCase3:10-cv JW Document81 Filed06/12/12 Page1 of 23 SAN FRANCISCO DIVISION
Case:-cv-00-JW Document Filed0// Page of IN THE UNITED STATES DISTRICT COURT FOR THE NORTHERN DISTRICT OF CALIFORNIA SAN FRANCISCO DIVISION Acer, Inc., Plaintiff, NO. C 0-00 JW NO. C 0-00 JW NO. C 0-0
More informationCase 1:17-cv Document 1 Filed 12/11/17 Page 1 of 17 IN THE UNITED STATES DISTRICT COURT FOR THE WESTERN DISTRICT OF TEXAS AUSTIN DIVISION
Case 1:17-cv-01148 Document 1 Filed 12/11/17 Page 1 of 17 IN THE UNITED STATES DISTRICT COURT FOR THE WESTERN DISTRICT OF TEXAS AUSTIN DIVISION LUCIO DEVELOPMENT LLC, Plaintiff, Case No: 1:17-cv-1148 vs.
More informationCloud Tutorial: AWS IoT. TA for class CSE 521S, Fall, Jan/18/2018 Haoran Li
Cloud Tutorial: AWS IoT TA for class CSE 521S, Fall, Jan/18/2018 Haoran Li Pointers Ø Amazon IoT q http://docs.aws.amazon.com/iot/latest/developerguide/what-isaws-iot.html Ø Amazon EC2 q http://docs.aws.amazon.com/awsec2/latest/userguide/
More informationGoogle App Engine 8/10/17. CS Cloud Compu5ng Systems--Summer II 2017
Google App Engine CS 6030--Cloud Compu5ng Systems--Summer II 2017 WESTERN MICHIGAN UNIVERSITY Professor: Dr. AJAY K. GUPTA SubmiPed by: JAPINDER PAL SINGH GHOTRA Contents Ø Introduc/on Ø Key Features Ø
More informationComputer Power Management Rules. Ø Jim Kardach, re-red chief power architect, Intel h6p://
Computer Power Management Rules Ø Jim Kardach, re-red chief power architect, Intel h6p://www.youtube.com/watch?v=cz6akewb0ps 1 HW1 Ø Has been posted on the online schedule. Ø Due on March 3 rd, 1pm. Ø
More informationSMS based Voting System
IJIRST International Journal for Innovative Research in Science & Technology Volume 4 Issue 11 April 2018 ISSN (online): 2349-6010 SMS based Voting System Dr. R. R. Mergu Associate Professor Ms. Nagmani
More informationA Micro-Benchmark Evaluation of Catamount and Cray Linux Environment (CLE) Performance
A Micro-Benchmark Evaluation of Catamount and Cray Linux Environment (CLE) Performance Jeff Larkin Cray Inc. Jeff Kuehn ORNL Does CLE waddle like a penguin, or run like
More informationHPCG on Tianhe2. Yutong Lu 1,Chao Yang 2, Yunfei Du 1
HPCG on 2 Yutong Lu 1,Chao Yang 2, Yunfei Du 1 1, Changsha, Hunan, China 2 Institute of Software, CAS, Beijing, China Outline r HPCG result overview on -2 r Key Optimization works Ø Hybrid HPCG:CPU+MIC
More informationirobot Create Setup with ROS and Implement Odometeric Motion Model Welcome Lab 4 Dr. Ing. Ahmad Kamal Nasir
irobot Create Setup with ROS and Implement Odometeric Motion Model Welcome Lab 4 Dr. Ing. Ahmad Kamal Nasir Today s Objectives Introduction to irobot-create Hardware Communication ROS with irobot-create
More informationCS 5523: Operating Systems
CS 5523: Operating Systems Instructor: Dr. Tongping Liu Final Reviews (Comprehensive) Final Exam: May 5, 2015, Tuesday 6:00pm 8:30pm CS5523: Operating Systems @ UTSA 1 Lecture06: Distributed Systems Distributed
More informationIBM Cognos Open Mic Cognos Analytics 11 Part nd June, IBM Corporation
IBM Cognos Open Mic Cognos Analytics 11 Part 2 22 nd June, 2016 IBM Cognos Open MIC Team Deepak Giri Presenter Subhash Kothari Technical Panel Member Chakravarthi Mannava Technical Panel Member 2 Agenda
More informationObjec&ves. Usability Project Discussion. May 9, 2016 Sprenkle - CSCI335 1
Objec&ves Usability Project Discussion May 9, 2016 Sprenkle - CSCI335 1 JavaScript review True or False: JavaScript is just like Java How do you declare a variable? (2 ways) How do you write text to the
More informationPerformance & Energy
1 Performance & Energy Optimization @ Md Abdullah Shahneous Bari Abid M. Malik Millad Ghane Ahmad Qawasmeh Barbara M. Chapman 11/28/15 2 Layout of the talk Ø Overview Ø Motivation Ø Factors that affect
More informationCoverage tools Eclipse Debugger Object-oriented Design Principles. Oct 26, 2016 Sprenkle - CSCI209 1
Objec&ves Coverage tools Eclipse Debugger Object-oriented Design Principles Ø Design in the Small Ø DRY Ø Single responsibility principle Ø Shy Ø Open-closed principle Oct 26, 2016 Sprenkle - CSCI209 1
More informationIC Chapter 15. Ballot Card and Electronic Voting Systems; Additional Standards and Procedures for Approving System Changes
IC 3-11-15 Chapter 15. Ballot Card and Electronic Voting Systems; Additional Standards and Procedures for Approving System Changes IC 3-11-15-1 Applicability of chapter Sec. 1. Except as otherwise provided,
More informationDevOps Course Content
INTRODUCTION TO DEVOPS DevOps Course Content Ø What is DevOps? Ø History of DevOps Ø Different Teams Involved Ø DevOps definitions Ø DevOps and Software Development Life Cycle o Waterfall Model o Agile
More informationWednesday, January 4, electronic components
electronic components a desktop computer relatively complex inside: screen (CRT) disk drive backup battery power supply connectors for: keyboard printer n more! Wednesday, January 4, 2012 integrated circuit
More informationConfiguring MST (802.1s)/RSTP (802.1w) on Catalyst Series Switches Running CatOS
Configuring MST (802.1s)/RSTP (802.1w) on Catalyst Series Switches Running CatOS Document ID: 19080 Contents Introduction Before You Begin Conventions Prerequisites Components Used Configuring MST Basic
More informationCOMP 635: WIRELESS & MOBILE COMMUNICATIONS COURSE INTRODUCTION. Jasleen Kaur. Fall 2017
COMP 635: WIRELESS & MOBILE COMMUNICATIONS COURSE INTRODUCTION http://wireless.web.unc.edu Jasleen Kaur Fall 2017 1 Introductions Names BS/MS, First-year Grad, Senior Grad? If you re new, where have you
More informationImplementation of aadhar based voting machine using
ISSN:2348-2079 Volume-6 Issue-1 International Journal of Intellectual Advancements and Research in Engineering Computations Implementation of aadhar based voting machine using arduino with GSM Dr.POONGODI.S
More informationInstallation of InfraStruXure for Medium Data Centers with an Emergency Power Off Circuit
Application Note #25 Installation of InfraStruXure for Medium Data Centers with an Emergency Power Off Circuit Many installations require the use of an Emergency Power Off (EPO) circuit to disconnect power
More informationETSI TS V8.3.0 ( )
TS 131 101 V8.3.0 (2015-01) TECHNICAL SPECIFICATION Universal Mobile Telecommunications System (UMTS); LTE; UICC-terminal interface; Physical and logical characteristics (3GPP TS 31.101 version 8.3.0 Release
More informationETSI TS V2.2.1 ( )
TS 102 726-1 V2.2.1 (2014-09) TECHNICAL SPECIFICATION Electromagnetic compatibility and Radio spectrum Matters (ERM); Conformance testing for Mode 1 of the digital Private Mobile Radio (dpmr ); Part 1:
More informationVLSI Design I; A. Milenkovic 1
Course Administration CPE/EE 427, CPE 527 VLSI esign I 2: Sequtial Circuits epartmt of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milkovic ( www.ece.uah.edu/~milka
More informationUninformed search. Lirong Xia
Uninformed search Lirong Xia Spring, 2017 Today s schedule ØRational agents ØSearch problems State space graph: modeling the problem Search trees: scratch paper for solution ØUninformed search Depth first
More informationHoboken Public Schools. PLTW Introduction to Computer Science Curriculum
Hoboken Public Schools PLTW Introduction to Computer Science Curriculum Introduction to Computer Science Curriculum HOBOKEN PUBLIC SCHOOLS Course Description Introduction to Computer Science Design (ICS)
More informationRuckus SmartZone 100 and Virtual SmartZone Essentials SNMP MIB Reference
MIB REFERENCE GUIDE Ruckus SmartZone 100 and Virtual SmartZone Essentials SNMP MIB Reference Supporting SmartZone 3.6 Part Number: 800-71536-001 Rev A Publication Date: November 2017 Copyright Notice and
More informationLiveness: The Readers / Writers Problem
Liveness: The Readers / Writers Problem Admin stuff: Minute paper for concurrency revision lecture Please take one, fill out in 1st 5min & return to box at front by end of lecture Labs week 4 review: event
More informationCSCI 325: Distributed Systems. Objec?ves. Professor Sprenkle. Course overview Overview of distributed systems Introduc?on to reading research papers
CSCI 325: Distributed Systems Professor Sprenkle Objec?ves Course overview Overview of distributed systems Introduc?on to reading research papers Sept 8, 2017 Sprenkle - CSCI 325 2 1 Distributed Systems?
More informationThe optical memory card is a Write Once media, a written area cannot be overwritten. Information stored on an optical memory card is non-volatile.
T10/99-128r0 Subject: Comments on the Committee Draft 14776-381 -Small Computer System Interface -Part 381: Optical Memory Card Device Commands (SCSI OMC). 99-107R0 on T10 site. I have a number of comments
More informationA Calculus for End-to-end Statistical Service Guarantees
A Calculus for End-to-end Statistical Service Guarantees Technical Report: University of Virginia, CS-2001-19 (2nd revised version) Almut Burchard Ý Jörg Liebeherr Stephen Patek Ý Department of Mathematics
More informationA Bloom Filter Based Scalable Data Integrity Check Tool for Large-scale Dataset
A Bloom Filter Based Scalable Data Integrity Check Tool for Large-scale Dataset Sisi Xiong*, Feiyi Wang + and Qing Cao* *University of Tennessee Knoxville, Knoxville, TN, USA + Oak Ridge National Laboratory,
More informationForeScout Extended Module for McAfee epolicy Orchestrator
ForeScout Extended Module for McAfee epolicy Orchestrator Version 3.1 Table of Contents About McAfee epolicy Orchestrator (epo) Integration... 4 Use Cases... 4 Additional McAfee epo Documentation... 4
More informationDeadlock. deadlock analysis - primitive processes, parallel composition, avoidance
Deadlock CDS News: Brainy IBM Chip Packs One Million Neuron Punch Overview: ideas, 4 four necessary and sufficient conditions deadlock analysis - primitive processes, parallel composition, avoidance the
More informationOne View Watchlists Implementation Guide Release 9.2
[1]JD Edwards EnterpriseOne Applications One View Watchlists Implementation Guide Release 9.2 E63996-03 April 2017 Describes One View Watchlists and discusses how to add and modify One View Watchlists.
More informationETSI TS V ( )
TS 131 101 V14.2.0 (2018-01) TECHNICAL SPECIFICATION Universal Mobile Telecommunications System (UMTS); LTE; UICC-terminal interface; Physical and logical characteristics (3GPP TS 31.101 version 14.2.0
More informationDRAFT AUSTRALIAN STANDARD FOR COMMENT
COMMITTEE CT/2 ATTENTION DR 99047 DRAFT AUSTRALIAN STANDARD FOR COMMENT LIABLE TO ALTERATION DO NOT USE AS A STANDARD DATE OF ISSUE: 1 FEBRUARY 1999 CLOSING DATE FOR COMMENT: 31 MARCH 1999 Digital television
More informationJD Edwards EnterpriseOne Applications
JD Edwards EnterpriseOne Applications One View Watchlists Implementation Guide Release 9.1 E39041-02 December 2013 JD Edwards EnterpriseOne Applications One View Watchlists Implementation Guide, Release
More informationVirtual Memory and Address Translation
Virtual Memry and Address Translatin Review! Prgram addresses are virtual addresses. Ø Relative ffset f prgram regins can nt change during prgram executin. E.g., heap can nt mve further frm cde. Ø Virtual
More informationThis Addendum Number 1 to the above referenced IFB responds to a clarification question asked with the MST response.
To: All Interested Parties From: Sandra Amorim Purchasing Manager Monterey-Salinas Transit Re: IFB #19-09 Automatic Passenger Counters Addendum Number 1 This Addendum Number 1 to the above referenced IFB
More informationUnrestricted Siemens AG 2017
Presentation date: 2017-10-25 Presenter Name: Manfred Moritz Jasper Sanders Room name: Estrel Hall Presentation Title: Added value of a Digital Twin - realized for Georg Ultraturn 4000MC by leveraging
More informationEFFICACIOUS ELECTRONIC VOTING USING BIOMETRY
INTERNATIONAL JOURNAL OF COMPUTER ENGINEERING & TECHNOLOGY (IJCET) International Journal of Computer Engineering and Technology (IJCET), ISSN 0976-6367(Print), ISSN 0976 6367(Print) ISSN 0976 6375(Online)
More information30 Transformational Design with Essential Aspect Decomposition: Model-Driven Architecture (MDA)
Fakultät Informatik, Institut für Software- und Multimediatechnik, Lehrstuhl für Softwaretechnologie 30 Transformational Design with Essential Aspect Decomposition: Model-Driven Architecture () Prof. Dr.
More informationAspect Decomposition: Model-Driven Architecture (MDA) 30 Transformational Design with Essential. References. Ø Optional: Ø Obligatory:
Fakultät Informatik, Institut für Software- und Multimediatechnik, Lehrstuhl für Softwaretechnologie 30 Transformational Design with Essential Aspect Decomposition: Model-Driven Architecture () Prof. Dr.
More informationPaper 9 Tel: Entered: August 17, 2015 UNITED STATES PATENT AND TRADEMARK OFFICE BEFORE THE PATENT TRIAL AND APPEAL BOARD
Trials@uspto.gov Paper 9 Tel: 571-272-7822 Entered: August 17, 2015 UNITED STATES PATENT AND TRADEMARK OFFICE BEFORE THE PATENT TRIAL AND APPEAL BOARD HOPKINS MANUFACTURING CORPORATION and THE COAST DISTRIBUTION
More informationLICENCE ISSUED UNDER SECTION 24 OF THE INFORMATION AND COMMUNICATION TECHNOLOGIES ACT 2001 (AS AMENDED) Licence No. C.02/2011/001
INFORMATION AND COMMUNICATION TECHNOLOGIES AUTHORITY (ICTA) Level 12, The Celicourt 6, Sir Celicourt Antelme Street Port Louis Mauritius Tel.: (230) 211 5333/4 Fax: (230) 211 9444 email: icta@intnet.mu
More informationLearning Systems. Research at the Intersection of Machine Learning & Data Systems. Joseph E. Gonzalez
Learning Systems Research at the Intersection of Machine Learning & Data Systems Joseph E. Gonzalez Asst. Professor, UC Berkeley jegonzal@cs.berkeley.edu How can machine learning techniques be used to
More informationCadac SoundGrid I/O. User Guide
Cadac SoundGrid I/O User Guide 1 TABLE OF CONTENTS 1. Introduction... 3 1.1 About SoundGrid and the Cadac SoundGrid I/O... 3 1.2 Typical Uses... 4 1.3 Native/SoundGrid Comparison Table... 6 2. Hardware
More informationLecture 8: Verification and Validation
Thanks to Prof. Steve Easterbrook University of Toronto What are goals of V&V Validation Techniques Ø Inspection Ø Model Checking Ø Prototyping Verification Techniques Ø Consistency Checking Lecture 8:
More informationOptimization Strategies
Global Memory Access Pattern and Control Flow Objectives Ø Ø Global Memory Access Pattern (Coalescing) Ø Control Flow (Divergent branch) Copyright 2013 by Yong Cao, Referencing UIUC ECE498AL Course Notes
More informationFrequency-dependent fading bad for narrowband signals. Spread the narrowband signal into a broadband signal. dp/df. (iii)
SPREAD SPECTRUM 37 Spread Spectrum Frequency-dependent ading bad or narrowband s Ø Narrowband intererence can wipe out s Spread the narrowband into a broadband Ø Receiver de-spreads ( spreads narrowband
More informationBefore : LORD JUSTICE GROSS LORD JUSTICE FLOYD and MR JUSTICE ARNOLD Between:
Neutral Citation Number: [2017] EWCA Civ 266 IN THE COURT OF APPEAL (CIVIL DIVISION) ON APPEAL FROM THE HIGH COURT OF JUSTICE CHANCERY DIVISION PATENTS COURT The Hon Mr Justice Birss [2015] EWHC 3366 (Pat)
More informationDiscourse Obligations in Dialogue Processing. Traum and Allen Anubha Kothari Meaning Machines, 10/13/04. Main Question
Discourse Obligations in Dialogue Processing Traum and Allen 1994 Anubha Kothari Meaning Machines, 10/13/04 Main Question Why and how should discourse obligations be incorporated into models of social
More informationModel Act to Permit Continued Access by Law Enforcement to Wire & Electronic Communications
Model Act to Permit Continued Access by Law Enforcement to Wire & Electronic Communications Table of Contents D-77 Policy Statement D-79 Highlights Section One D-81 Short Title Section Two D-81 Legislative
More informationExploring QR Factorization on GPU for Quantum Monte Carlo Simulation
Exploring QR Factorization on GPU for Quantum Monte Carlo Simulation Tyler McDaniel Ming Wong Mentors: Ed D Azevedo, Ying Wai Li, Kwai Wong Quantum Monte Carlo Simulation Slater Determinant for N-electrons
More informationA procedure to compute a probabilistic bound for the maximum tardiness using stochastic simulation
Proceedings of the 17th World Congress The International Federation of Automatic Control A procedure to compute a probabilistic bound for the maximum tardiness using stochastic simulation Nasser Mebarki*.
More informationFM Legacy Converter User Guide
FM Legacy Converter User Guide Version 1.0 Table of Contents v Ways to Convert Ø Drag and Drop Supported file types Types of content that are converted Types of content that are not converted Converting
More informationPractical Application of Precision Time Protocol: Campus path measurement, Smart SFP reflectors, IEEE1588 grandmaster clocks, and stuff.
Practical Application of Precision Time Protocol: Campus path measurement, Smart SFP reflectors, IEEE1588 grandmaster clocks, and stuff. 2016 Technology Exchange Meeting 09/28/2016 14:40 Performance Measurement
More informationReview: SoBware Development
Objec&ves Tes&ng Oct 12, 2016 Sprenkle - CSCI209 1 Review: SoBware Development From Monday Oct 12, 2016 Sprenkle - CSCI209 2 1 CLASSPATH Oct 12, 2016 Sprenkle - CSCI209 3 Classpath Tells the compiler or
More informationSMART MOTION C A T A L O G 2009:1
SMART MOTION C A T A L O G 2009:1 Which arm do you need? To ensure that the balancing arm you order meets your expectations it is important to consider the following aspects. 1. Which type? PARALLEL ARM
More informationStatement on Security & Auditability
Statement on Security & Auditability Introduction This document is designed to assist Hart customers by providing key facts and support in preparation for the upcoming November 2016 election cycle. It
More informationAgreement for iseries and AS/400 System Restore Test Service
Agreement for iseries and AS/400 System Restore Test Service 1. Introduction The iseries and AS/400 System Restore Test Service (called "the Service"). The Service is provided to you, as a registered subscriber
More informationRFM-DACNF04-S250KH (FMC DA board) Hardware Reference Manual
RFM-DACNF04-S250KH (FMC DA board) Hardware Reference Manual Ver.1.0 NK building 2F 1-16-7, Kamiochiai, Shinjyuku Ku, Tokyo, Japan, 161-0034 TEL :81-3-6804-1411 FAX:81-3-5338-7842 HP : http:/www.kkrocky.com/
More informationLOFA MC536 Programming Manual
LOFA MC536 Programming Manual Introduction This document provides general information on LOFA Industries MC536 configuration. MC536 control systems are a very flexible platform for diesel engine control,
More informationOracle FLEXCUBE Bills User Manual Release Part No E
Oracle FLEXCUBE Bills User Manual Release 4.5.0.0.0 Part No E52127-01 Bills User Manual Table of Contents (index) 1. Master Maintenance... 3 1.1. BIM04-Bill Parameters Maintenance*... 4 1.2. BIM02-Court
More informationSMD Type. General Description. Features. Ordering Information. Lithium-ion/Polymer Battery Protection IC DW01+
Lithium-ion/Polymer Battery Protection General Description ( SOT-23-6 ) +0.1 0.4-0.1 Unit: mm The DW01 Plus battery protection is designed to protect lithium-ion/polymer battery from damage or degrading
More information30 Transformational Design with Essential Aspect Decomposition: Model-Driven Architecture (MDA)
Fakultät Informatik, Institut für Software- und Multimediatechnik, Lehrstuhl für Softwaretechnologie 30 Transformational Design with Essential Aspect Decomposition: Model-Driven Architecture () Prof. Dr.
More informationVote Tabulator. Election Day User Procedures
State of Vermont Elections Division Office of the Secretary of State Vote Tabulator Election Day User Procedures If you experience technical difficulty with the tabulator or memory card(s) at any time
More information